mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-20 03:57:25 -04:00
44393eb863
* [rtl] Changed the default number of performance counters from 0 to 10 (#214) * Implementation of sequential equivalence checking option using Yosys EQY. * [sec] Automatic removal of new IO when performing SEC against (current) golden design with Yosys EQY
43 lines
No EOL
990 B
Text
43 lines
No EOL
990 B
Text
# Build output
|
|
build
|
|
buildsim.log
|
|
|
|
# Common editor/IDE config and temporary files
|
|
.project
|
|
.vscode/
|
|
.sw[a-p]
|
|
tags
|
|
*~
|
|
|
|
# ibex_tracer log file
|
|
trace_core_*.log
|
|
|
|
# Simple system output files
|
|
ibex_simple_system.log
|
|
ibex_simple_system_pcount.csv
|
|
|
|
# Python cache files
|
|
__pycache__
|
|
|
|
# This is generated by VCS when running DV simulations with WAVE=1.
|
|
/dv/uvm/core_cve2/ucli.key
|
|
|
|
# This is generated by UVM when running simulations and doesn't seem
|
|
# to be something you can disable.
|
|
/dv/uvm/core_cve2/tr_db.log
|
|
|
|
# This is the default output directory in dv/uvm/core_cve2 and
|
|
# contains auto-generated files from building and running tests.
|
|
/dv/uvm/core_cve2/out
|
|
|
|
# This is generated by Questa tool when running DV simulations
|
|
modelsim.ini
|
|
|
|
# This is generated by Xcelium when running DV simulations, even with WAVE=0
|
|
/dv/uvm/core_cve2/waves.shm
|
|
|
|
# This is generated by the sequential equivalent checking
|
|
/scripts/sec/golden.src
|
|
/scripts/sec/revised.src
|
|
/scripts/sec/reports
|
|
/scripts/sec/ref_design |