mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-20 03:57:25 -04:00
8779bcd1db
Provide a process to create a single Verilog source of Ibex for riscv-formal. Option to enable writeback stage.
2 lines
14 B
Text
2 lines
14 B
Text
build/
|
|
ibex.v
|