mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-24 05:57:28 -04:00
2be109ecca
Update code from upstream repository https://github.com/google/riscv- dv to revision 42264b7782a10848935e995063c212893820e561 * fix pmp generation in bare program mode (Udi Jonnalagadda) * Use literal instead array concatenation (Daniel Mlynek) * fix access rights (Daniel Mlynek) * fix in WA fo Aldec Riviera rand cannot be defined in packed struct (Daniel Mlynek) * Fix ius compile error (Weicai Yang) * fix pmp randomization to adhere to max offset (Udi Jonnalagadda) * Add options to enable bitmanip by group (google/riscv-dv#532) (weicaiyang) * [pmp] Relative addressing scheme to configure pmpaddr (google/riscv- dv#534) (udinator) * redunant variable ALDEC_PATH removed (danielmlynek) * riviera 2020.04 beta initial support (danielmlynek) * Removed system function call from the gen_section() function arguments list. (google/riscv-dv#531) (Dariusz Stachańczyk) * Dynamic arrays declared as parameter changed to const variables. (google/riscv-dv#530) (danielmlynek) * enhance pmp configuration to make safe region configurable (Udi Jonnalagadda) * Fix a typo in riscvOVPsim (google/riscv-dv#529) (weicaiyang) Signed-off-by: Udi <udij@google.com>
17 lines
334 B
Text
17 lines
334 B
Text
include sample/*
|
|
include scripts/*
|
|
include src/*
|
|
include target/*
|
|
include test/*
|
|
include user_extension/*
|
|
include yaml/*
|
|
include README.md
|
|
include LICENSE.txt
|
|
include HANDSHAKE.md
|
|
include files.f
|
|
include qrun_option.f
|
|
include questa_sim.tcl
|
|
include riviera_sim.tcl
|
|
include run.py
|
|
include requirements.txt
|
|
include vcs.compile.option.f
|