mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-24 22:17:39 -04:00
088cd11593
- Add the minimum amount of trigger system to support GDB hbreak - Only a single trigger is implemented - Only instruction address matching - Only break into debug mode (no native debug) - Fixes #382 Signed-off-by: Tom Roberts <tomroberts@lowrisc.org>
39 lines
1.9 KiB
ReStructuredText
39 lines
1.9 KiB
ReStructuredText
.. _debug-support:
|
|
|
|
Debug Support
|
|
=============
|
|
|
|
Ibex offers support for execution-based debug according to the RISC-V Debug Specification, version 0.13.
|
|
|
|
Interface
|
|
---------
|
|
|
|
+-----------------+-----------+-----------------------------+
|
|
| Signal | Direction | Description |
|
|
+=================+===========+=============================+
|
|
| ``debug_req_i`` | input | Request to enter Debug Mode |
|
|
+-----------------+-----------+-----------------------------+
|
|
|
|
``debug_req_i`` is the "debug interrupt", issued by the debug module when the core should enter Debug Mode.
|
|
|
|
Parameters
|
|
----------
|
|
|
|
+---------------------+-----------------------------------------------------------------+
|
|
| Parameter | Description |
|
|
+=====================+=================================================================+
|
|
| ``DmHaltAddr`` | Address to jump to when entering Debug Mode |
|
|
+---------------------+-----------------------------------------------------------------+
|
|
| ``DmExceptionAddr`` | Address to jump to when an exception occurs while in Debug Mode |
|
|
+---------------------+-----------------------------------------------------------------+
|
|
| ``DbgTriggerEn`` | Enable support for debug triggers |
|
|
+---------------------+-----------------------------------------------------------------+
|
|
|
|
Core Debug Registers
|
|
--------------------
|
|
|
|
Ibex implements four core debug registers, namely :ref:`csr-dcsr`, :ref:`csr-dpc`, and two debug scratch registers.
|
|
If the ``DbgTriggerEn`` parameter is set, debug trigger registers are available.
|
|
See :ref:`csr-tselect`, :ref:`csr-tdata1` and :ref:`csr-tdata2` for details.
|
|
All those registers are accessible from Debug Mode only.
|
|
If software tries to access them without the core being in Debug Mode, an illegal instruction exception is triggered.
|