mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-24 22:17:39 -04:00
Before we changed to vendoring in our RAM primitives from OpenTitan, there was an SRAM_INIT_FILE define that you could stick in your core file. That's now gone away, replaced by a parameter (MemInitFile). If we want to plumb that in, we need to pass it properly through the wrappers. |
||
---|---|---|
.. | ||
rtl | ||
fpga_xilinx.core | ||
sim_shared.core |