mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-24 22:17:39 -04:00
Vendor in some updates to PMP test generation. Update code from upstream repository https://github.com/google/riscv- dv to revision 17d79847e376a591cb3dcaae7601c98b0e70e8ac * Update pygen/pygen_src/isa/riscv_cov_instr.py (Hodjat Asghari Esfeden) * Minor issues fixed in the functional coverage flow (Hodjat Asghari Esfeden) * fix pmp offset constraint (Udi Jonnalagadda) * Fix minor issues (aneels3) * - Adds riscv_instr_cover_group file with a few covergroups - Confirms riscv_instr_cov_test script is up and running fine - Initializes the registers to 0 during their first gpr_state access (for ovpsim output log) (Hodjat Asghari Esfeden) * update directed pmp sequence constraint (Udi Jonnalagadda) * remove unreachable if...else statement (Udi Jonnalagadda) * update post_process() (aneels3) * add ecall_handler (aneels3) * Fix post_process() issue (aneels3) * Fix typo in post_process (aneels3) * Completed riscv_cov_instr class (decoupled from riscv_instr_cov_test file) Added private _riscv_cov_instr module to manually retrieve format/category/group/imm_t based on the name of the instruction (Hodjat Asghari Esfeden) * add post_process() (aneels3) Signed-off-by: Udi <udij@google.com> |
||
---|---|---|
.. | ||
eembc_coremark | ||
google_riscv-dv | ||
lowrisc_ip | ||
patches | ||
eembc_coremark.lock.hjson | ||
google_riscv-dv.lock.hjson | ||
google_riscv-dv.vendor.hjson | ||
lowrisc_ip.lock.hjson | ||
lowrisc_ip.vendor.hjson |