mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-24 14:09:08 -04:00
Update code from upstream repository https://github.com/google/riscv- dv to revision 80d429475138b4b94d863030246a06980c89889d * Fix mstatus randomization issue (google/riscv-dv#168) (taoliug) * Lower the percentage of JAL instruction (google/riscv-dv#167) (taoliug) * Add an option to run a directed assembly test with ISS (google/riscv-dv#166) (taoliug) * Add memory fault handlers (Udi) |
||
---|---|---|
.. | ||
google_riscv-dv | ||
google_riscv-dv.lock.hjson | ||
google_riscv-dv.vendor.hjson |