cve2/rtl
Pirmin Vogel a33a91b232 [lint] Fix some AscentLint errors
Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>
2021-12-13 17:52:20 +00:00
..
ibex_alu.sv [rtl, bitmanip] Add xperm.[nbh] instruction (Zbp, draft v.0.93) 2021-12-06 11:14:49 +01:00
ibex_branch_predict.sv Fix Xcelium warnings 2020-11-18 10:16:48 +00:00
ibex_compressed_decoder.sv [style] Indent module header with two spaces 2021-08-31 15:30:28 +02:00
ibex_controller.sv [rtl] Move PMP checking to IF stage output 2021-12-09 18:06:53 +00:00
ibex_core.f Merge pull request #624 from ganoam/fpga-opt-perf-mon-pr 2020-03-06 12:49:51 +01:00
ibex_core.sv [rtl] Move PMP checking to IF stage output 2021-12-09 18:06:53 +00:00
ibex_counter.sv [rtl] Fix retired instruction counters 2021-09-17 12:28:10 +01:00
ibex_cs_registers.sv [rtl] Move PMP checking to IF stage output 2021-12-09 18:06:53 +00:00
ibex_csr.sv [style] Indent module header with two spaces 2021-08-31 15:30:28 +02:00
ibex_decoder.sv [rtl, bitmanip] Add xperm.[nbh] instruction (Zbp, draft v.0.93) 2021-12-06 11:14:49 +01:00
ibex_dummy_instr.sv [style] Indent module header with two spaces 2021-08-31 15:30:28 +02:00
ibex_ex_block.sv [style] Indent module header with two spaces 2021-08-31 15:30:28 +02:00
ibex_fetch_fifo.sv Move NT branch addr calculation to ID stage 2021-11-18 13:05:19 +00:00
ibex_icache.sv [lint] Fix some AscentLint errors 2021-12-13 17:52:20 +00:00
ibex_id_stage.sv [rtl] Move PMP checking to IF stage output 2021-12-09 18:06:53 +00:00
ibex_if_stage.sv [rtl] Move PMP checking to IF stage output 2021-12-09 18:06:53 +00:00
ibex_load_store_unit.sv [style] Indent module header with two spaces 2021-08-31 15:30:28 +02:00
ibex_lockstep.sv [secded] Switch to inverted ECC codes 2021-12-02 15:14:11 -08:00
ibex_multdiv_fast.sv [style] Indent module header with two spaces 2021-08-31 15:30:28 +02:00
ibex_multdiv_slow.sv [style] Indent module header with two spaces 2021-08-31 15:30:28 +02:00
ibex_pkg.sv [rtl] Move PMP checking to IF stage output 2021-12-09 18:06:53 +00:00
ibex_pmp.sv [style] Indent module header with two spaces 2021-08-31 15:30:28 +02:00
ibex_prefetch_buffer.sv [rtl] Move PMP checking to IF stage output 2021-12-09 18:06:53 +00:00
ibex_register_file_ff.sv [secded] Switch to inverted ECC codes 2021-12-02 15:14:11 -08:00
ibex_register_file_fpga.sv [rtl] Replace always_ff with always @(posedge .. in FPGA regfile 2021-12-09 16:35:31 +01:00
ibex_register_file_latch.sv [secded] Switch to inverted ECC codes 2021-12-02 15:14:11 -08:00
ibex_top.sv [ibex_top] Use correct ECC codeword for '0 reset in regfile 2021-12-08 08:54:54 +00:00
ibex_top_tracing.sv [rtl] RVFI changes and extensions for co-simulation 2021-10-15 11:30:35 +01:00
ibex_tracer.sv [rtl, bitmanip] Add xperm.[nbh] instruction (Zbp, draft v.0.93) 2021-12-06 11:14:49 +01:00
ibex_tracer_pkg.sv [rtl, bitmanip] Add xperm.[nbh] instruction (Zbp, draft v.0.93) 2021-12-06 11:14:49 +01:00
ibex_wb_stage.sv [rtl] Fix retired instruction counters 2021-09-17 12:28:10 +01:00