mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-25 14:37:32 -04:00
86979e603f
This commit adds a separate memory ports for instruction and data
fetches to the Simple System example.
* Add Dual-Port RAM with 1 cycle read/write delay, 32 bit words.
* Introduce parametric signal width definitions for bus implementation
to work with a single host / device.
* Modify Simple System top module to instantiate the new dual-port RAM.
24 lines
584 B
Text
24 lines
584 B
Text
CAPI=2:
|
|
# Copyright lowRISC contributors.
|
|
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
name: "lowrisc:ibex:sim_shared"
|
|
description: "Collection of useful RTL for building simulations"
|
|
filesets:
|
|
files_sim_sv:
|
|
depend:
|
|
- lowrisc:prim:assert
|
|
files:
|
|
- ./rtl/prim_clock_gating.sv
|
|
- ./rtl/ram_1p.sv
|
|
- ./rtl/ram_2p.sv
|
|
- ./rtl/bus.sv
|
|
- ./rtl/sim/simulator_ctrl.sv
|
|
- ./rtl/timer.sv
|
|
file_type: systemVerilogSource
|
|
|
|
targets:
|
|
default:
|
|
filesets:
|
|
- files_sim_sv
|
|
|