mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-25 14:37:32 -04:00
76f6a3d4c3
Move Xilinx specific code into shared folder so it can be re-used by different examples. Use the shared RAM code and make use of byte enable signal. Fixes lowrisc/ibex#144
18 lines
493 B
Text
18 lines
493 B
Text
CAPI=2:
|
|
# Copyright lowRISC contributors.
|
|
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
name: "lowrisc:ibex:fpga_xilinx_shared"
|
|
description: "Collection of useful RTL for Xilinx based examples"
|
|
filesets:
|
|
files_sv:
|
|
files:
|
|
- rtl/fpga/xilinx/prim_clock_gating.sv
|
|
- rtl/fpga/xilinx/clkgen_xil7series.sv
|
|
- rtl/ram_1p.sv
|
|
file_type: systemVerilogSource
|
|
|
|
targets:
|
|
default:
|
|
filesets:
|
|
- files_sv
|