mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-24 22:17:39 -04:00
The clock gating primitive is now a dependency of the lowrisc:ibex:ibex_core file directly and only used in there, we can remove it from the simulation or FPGA dependency collections. |
||
---|---|---|
.. | ||
rtl | ||
fpga_xilinx.core | ||
sim_shared.core |