mirror of
https://github.com/lowRISC/ibex.git
synced 2025-04-22 21:07:34 -04:00
Update google_riscv-dv to google/riscv-dv@9ecee87 (#530)
Update code from upstream repository https://github.com/google/riscv- dv to revision 9ecee87bbc41650ca0f8846de9a277bec2783e18 * fix mmu_stress_test generation failure (Udi Jonnalagadda) Signed-off-by: Udi <udij@google.com>
This commit is contained in:
parent
5c07ced1e3
commit
45e7522d1a
2 changed files with 4 additions and 3 deletions
2
vendor/google_riscv-dv.lock.hjson
vendored
2
vendor/google_riscv-dv.lock.hjson
vendored
|
@ -9,6 +9,6 @@
|
|||
upstream:
|
||||
{
|
||||
url: https://github.com/google/riscv-dv
|
||||
rev: 74b8cb65838f575d6e59e1c80a145d305fbca381
|
||||
rev: 9ecee87bbc41650ca0f8846de9a277bec2783e18
|
||||
}
|
||||
}
|
||||
|
|
|
@ -472,11 +472,12 @@ class riscv_load_store_rand_addr_instr_stream extends riscv_load_store_base_inst
|
|||
store.copy(store_instr);
|
||||
store.rs2 = riscv_reg_t'(i % 32);
|
||||
store.imm_str = load_store_instr[i].imm_str;
|
||||
// TODO: C_FLDSP is in both rv32 and rv64 ISA
|
||||
case (load_store_instr[i].instr_name) inside
|
||||
LB, LBU : store.instr_name = SB;
|
||||
LH, LHU : store.instr_name = SH;
|
||||
LW, C_LW, FLW, C_FLW : store.instr_name = SW;
|
||||
LD, C_LD, FLD, C_FLD, LWU : store.instr_name = SD;
|
||||
LW, C_LW, C_LWSP, FLW, C_FLW, C_FLWSP : store.instr_name = SW;
|
||||
LD, C_LD, C_LDSP, FLD, C_FLD, LWU : store.instr_name = SD;
|
||||
default : `uvm_fatal(`gfn, $sformatf("Unexpected op: %0s",
|
||||
load_store_instr[i].convert2asm()))
|
||||
endcase
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue