github-mirrors/ibex
1
0
Fork 0
mirror of https://github.com/lowRISC/ibex.git synced 2025-04-20 03:47:15 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Tweak regressions around PMP, allow for double_faults, uninit_accesses

Browse source 
Add 180s timeout for pmp_full_random tests (this sees a reasonable pass-rate)

Tweaked to latest api for double_fault detector

Squashed changes from Marno's ongoing work:
[pmp] Adjust full random PMP to use random memory addresses
[pmp] Enable double fault detecter for MML read only test
[dv,pmp] Add double fault pass flag
[dv,pmp] Different parameters for pmp full random test
This commit is contained in:
Marno van der Maas 2022-10-11 11:42:21 +01:00 • committed by Harry Callahan
parent bbda68a0df
commit 5f5a70fca9
1 changed files with 19 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

21
dv/uvm/core_ibex/riscv_dv_extension/testlist.yaml
View file

@ -740,6 +740,9 @@
+enable_bad_intg_on_uninit_access=0
rtl_params:
PMPEnable: 1
sim_opts: >
+is_double_fault_detected_fatal=0
+enable_bad_intg_on_uninit_access=0
- test: riscv_pmp_full_random_test
desc: >
@ -751,12 +754,20 @@
gen_test: riscv_rand_instr_test
gen_opts: >
+instr_cnt=6000
+pmp_max_offset=00024000
+pmp_randomize=1
+pmp_allow_addr_overlap=1
+pmp_max_offset=00040000
+pmp_allow_illegal_tor=1
+directed_instr_0=riscv_load_store_rand_instr_stream,40
+directed_instr_1=riscv_load_store_hazard_instr_stream,40
+directed_instr_2=riscv_multi_page_load_store_instr_stream,40
+directed_instr_3=riscv_load_store_rand_addr_instr_stream,40
sim_opts: >
+is_double_fault_detected_fatal=0
+enable_bad_intg_on_uninit_access=0
rtl_test: core_ibex_base_test
rtl_params:
PMPEnable: 1
timeout_s: 180
- test: riscv_epmp_mml_test
desc: >
@ -824,6 +835,8 @@
rtl_test: core_ibex_base_test
rtl_params:
PMPEnable: 1
sim_opts: >
+is_double_fault_detected_fatal=0
- test: riscv_epmp_mml_read_only_test
desc: >
@ -854,6 +867,8 @@
+pmp_region_15=L:1,X:1,W:1,R:1
+enable_write_pmp_csr=1
+mseccfg=MML:1,MMWP:0,RLB:0
sim_opts: >
+is_double_fault_detected_fatal=0
rtl_test: core_ibex_base_test
rtl_params:
PMPEnable: 1
@ -875,6 +890,8 @@
rtl_test: core_ibex_base_test
rtl_params:
PMPEnable: 1
sim_opts: >
+is_double_fault_detected_fatal=0
- test: riscv_epmp_rlb_test
desc: >