github-mirrors/ibex
1
0
Fork 0
mirror of https://github.com/lowRISC/ibex.git synced 2025-04-23 13:27:10 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Clarified hwloops with same endpoint

Browse source
This commit is contained in:
Andreas Traber 2016-02-11 14:10:26 +01:00
parent 918caba6f3
commit 6f3358adfd
1 changed files with 3 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
docs/datasheet/content/hwloop.tex
View file

@ -13,6 +13,9 @@ the loop body is executed. RI5CY contains two hardware loop register sets, each
of them can store these three values.
If the end address of the two hardware loops is identical, loop 0 has higher
priority and only the loop counter for hardware loop 0 is decremented.
As soon as the counter of loop 0 reaches 1 at an end address, meaning it is
decremented to 0 now, loop 1 gets active too. In this case, both counters will
be decremented and the core jumps to the start of loop 1.
The instructions described below are used to setup the hardware loop registers.
Note that the minimum loop size is two instructions.