Fix RegFile parameter overriding in ArtyA7 example

Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>
This commit is contained in:
Pirmin Vogel 2020-08-21 14:49:12 +02:00 committed by Rupert Swarbrick
parent 62109d4044
commit 9eebf52590

View file

@ -43,7 +43,7 @@ module top_artya7 (
ibex_core #(
.RegFile(RegFileFPGA),
.RegFile(ibex_pkg::RegFileFPGA),
.DmHaltAddr(32'h00000000),
.DmExceptionAddr(32'h00000000)
) u_core (