github-mirrors/ibex
1
0
Fork 0
mirror of https://github.com/lowRISC/ibex.git synced 2025-04-22 21:07:34 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
ibex/formal/.gitignore
Tobias Wölfel 8779bcd1db [formal] Create Ibex Verilog source 
Provide a process to create a single Verilog source of Ibex for
riscv-formal.
Option to enable writeback stage.
2020-05-25 16:47:25 +01:00

2 lines
14 B
Text
Raw Permalink Blame History

build/
ibex.v
Reference in a new issue View git blame Copy permalink