github-mirrors/ibex
1
0
Fork 0
mirror of https://github.com/lowRISC/ibex.git synced 2025-04-22 12:57:13 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
ibex/vendor/google_riscv-dv/.github
History
Exact
Greg Chadwick 97c0a7231a Update google_riscv-dv to chipsalliance/riscv-dv@71666eb 
Update code from upstream repository
https://github.com/chipsalliance/riscv-dv to revision
71666ebacd69266b1abb7cdbad5e1897ce5884e6

* Fixes to support RV32 (Maciej Kurc)
* Extend CI matrix (Eryk Szpotanski)
* Add pyflow test (Grzegorz Placzek)
* Allow the CI to run from any branch and any PR (Maciej Kurc)
* [pmp] Remove MSECCFG reads from trap handler when Smepmp is disabled
  (Marno van der Maas)

Signed-off-by: Greg Chadwick <gac@lowrisc.org>
2023-10-03 13:42:54 +00:00
..
scripts Update google_riscv-dv to chipsalliance/riscv-dv@71666eb 2023-10-03 13:42:54 +00:00
workflows Update google_riscv-dv to chipsalliance/riscv-dv@71666eb 2023-10-03 13:42:54 +00:00