mirror of
https://github.com/lowRISC/ibex.git
synced 2025-04-20 11:57:12 -04:00
17 lines
594 B
ReStructuredText
17 lines
594 B
ReStructuredText
Introduction to Ibex
|
|
====================
|
|
|
|
Ibex is a production-quality open source 32-bit RISC-V CPU core written in SystemVerilog.
|
|
The CPU core is heavily parametrizable and well suited for embedded control applications.
|
|
Ibex is being extensively verified and has seen multiple tape-outs.
|
|
|
|
Read on for more information Ibex in general: what standards it implements, what synthesis targets it supports, and what legal and financial obligations you have when using Ibex.
|
|
|
|
.. toctree::
|
|
:maxdepth: 2
|
|
:caption: In this section
|
|
|
|
compliance
|
|
targets
|
|
licensing
|
|
verification_overview
|