github-mirrors/ibex
1
0
Fork 0
mirror of https://github.com/lowRISC/ibex.git synced 2025-04-22 21:07:34 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
ibex/syn/tcl
History
Exact
Zachary Snow 0aa02b0f3f [syn] Use read_verilog -defer in yosys_run_synth.tcl 
Newer versions of sv2v carry through elaboration system tasks like
$fatal. ibex_top_tracing uses $fatal, but isn't actually used in the
syn_yosys flow. By using -defer, unused modules like ibex_top_tracing
are not elaborated in Yosys.
2021-10-07 12:29:16 +01:00
..
flow_utils.tcl [syn] Synth flow improvements 2020-01-07 14:09:17 +00:00
lr_synth_flow_var_setup.tcl [rtl] Add a new top level plus wiring 2021-04-07 12:07:38 +01:00
sta_common.tcl [syn] Synth flow improvements 2020-01-07 14:09:17 +00:00
sta_open_design.tcl [syn] Synth flow improvements 2020-01-07 14:09:17 +00:00
sta_run_reports.tcl [syn] Synth flow improvements 2020-01-07 14:09:17 +00:00
sta_utils.tcl [syn] Fix timing reports in synthesis flow 2021-01-19 10:24:53 +00:00
yosys_common.tcl [syn] Synth flow improvements 2020-01-07 14:09:17 +00:00
yosys_post_synth.tcl [syn] Synth flow improvements 2020-01-07 14:09:17 +00:00
yosys_pre_map.tcl [syn] Synth flow improvements 2020-01-07 14:09:17 +00:00
yosys_run_synth.tcl [syn] Use read_verilog -defer in yosys_run_synth.tcl 2021-10-07 12:29:16 +01:00