github-mirrors/ibex
1
0
Fork 0
mirror of https://github.com/lowRISC/ibex.git synced 2025-04-19 11:34:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
ibex/shared
History
Exact
Pirmin Vogel db926e5ef5 [ram_2p] Set DataBitsPerMask parameter for prim_ram_2p 
It turned out that with the default value of 1, Vivado infers a separate
18 Kbit BRAM instance for each bit of the 32-bit word for the FPGA
examples. This can be very wasteful in terms of resource utilization
especially for smaller configurations.

As our examples don't use ECC or parity and mainly target simualation
and FPGA, it's better to use a value of 8 for the DataBitsPerMask
parameter. Vivado will then not distribute words across different BRAM
instances which results in more efficient FPGA resource utilization.

For a detailed analysis and explanation, please refer to
lowRISC/Ibex#1587.

Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>
2022-04-01 16:32:45 +02:00
..
rtl [ram_2p] Set DataBitsPerMask parameter for prim_ram_2p 2022-04-01 16:32:45 +02:00
fpga_xilinx.core [fpga] Changed to 2p_ram for FPGA top level 2021-08-03 16:51:16 +01:00
sim_shared.core Remove lowrisc:prim:clock_gating from shared core collections 2020-07-03 17:08:02 +01:00