mirror of
https://github.com/lowRISC/ibex.git
synced 2025-04-24 22:07:43 -04:00
1b1247e1de
1-Port RAM is removed because of both execution and performance issues. CLKIN1_PERIOD parameter is defined in clkgen module for Vivado simulations. Signed-off-by: Canberk Topal <ctopal@lowrisc.org>
19 lines
488 B
Text
19 lines
488 B
Text
CAPI=2:
|
|
# Copyright lowRISC contributors.
|
|
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
name: "lowrisc:ibex:fpga_xilinx_shared"
|
|
description: "Collection of useful RTL for Xilinx based examples"
|
|
filesets:
|
|
files_sv:
|
|
depend:
|
|
- lowrisc:prim:ram_2p
|
|
files:
|
|
- rtl/fpga/xilinx/clkgen_xil7series.sv
|
|
- rtl/ram_2p.sv
|
|
file_type: systemVerilogSource
|
|
|
|
targets:
|
|
default:
|
|
filesets:
|
|
- files_sv
|