mirror of
https://github.com/lowRISC/ibex.git
synced 2025-06-28 09:17:17 -04:00
- The RISC-V Debug Spec v.0.13.2 (p.41) mandates that the core debug CSRs dcsr, dpc, dscratch0 and dscratch1 must not be accessible if not in debug mode. Fixes #275 |
||
---|---|---|
.. | ||
verilator_waiver.vlt |