ibex/src_files.yml
Tom Roberts 892ad8a621 [RTL] - Add PMP module
- Instantiate generic PMP module
- Wire up I-side and D-side PMP faults
- The output of the PMP check is used to gate external bus requests from the
  I-side and LSU
- Each of those units progresses with their request as-if it was granted
  externally and registers the PMP error
- The error is then sent to the controller at the appropriate time to trigger
  an exception
2019-08-29 17:43:37 +01:00

55 lines
907 B
YAML

ibex:
incdirs: [
rtl,
]
files: [
rtl/ibex_pkg.sv,
rtl/ibex_alu.sv,
rtl/ibex_compressed_decoder.sv,
rtl/ibex_controller.sv,
rtl/ibex_cs_registers.sv,
rtl/ibex_decoder.sv,
rtl/ibex_ex_block.sv,
rtl/ibex_id_stage.sv,
rtl/ibex_if_stage.sv,
rtl/ibex_load_store_unit.sv,
rtl/ibex_multdiv_slow.sv,
rtl/ibex_multdiv_fast.sv,
rtl/ibex_prefetch_buffer.sv,
rtl/ibex_fetch_fifo.sv,
rtl/ibex_pmp.sv,
rtl/ibex_core.sv,
]
ibex_vip_rtl:
targets: [
rtl,
]
incdirs: [
]
files: [
rtl/ibex_pkg.sv,
rtl/ibex_tracer_pkg.sv,
rtl/ibex_tracer.sv,
rtl/ibex_core_tracing.sv,
]
ibex_regfile_rtl:
targets: [
rtl,
tsmc55,
gf22
]
incdirs: [
]
files: [
rtl/ibex_register_file_latch.sv,
]
ibex_regfile_fpga:
targets: [
xilinx,
]
incdirs: [
]
files: [
rtl/ibex_register_file_ff.sv,
]