github-mirrors/ibex
1
0
Fork 0
mirror of https://github.com/lowRISC/ibex.git synced 2025-06-28 17:24:11 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
ibex/examples/fpga
History
Philipp Wagner f98ddabee1 Use the Xilinx primitives for the Arty board 
Use Xilinx-specific implementations for primitives, such as RAM and the
clock gate (which will now be implemented using a BUFGCE macro, and no
longer with a latch).

Verified in Vivado synthesis to pick up the Xilinx primitive now.
2020-07-06 10:20:39 +01:00
..
artya7 Use the Xilinx primitives for the Arty board 2020-07-06 10:20:39 +01:00