github-mirrors/maestro
1
0
Fork 0
mirror of https://github.com/Artoriuz/maestro.git synced 2025-04-18 18:44:44 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
maestro/Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller.sft
João Vitor Rafael Chrisóstomo d9ee52826d Adding all the files
2019-09-11 21:17:07 -03:00

1 line
42 B
Text
Raw Blame History

set tool_name "ModelSim-Altera (Verilog)"
Reference in a new issue View git blame Copy permalink