Add sync example

This commit is contained in:
Olof Kindgren 2018-11-26 23:15:53 +01:00
parent 25791b10c2
commit 7fabafa9cf
2 changed files with 4099 additions and 0 deletions

View file

@ -47,6 +47,9 @@ Build and run the single threaded zephyr hello world example with verilator
fusesoc run --target=verilator_tb serv --uart_baudrate=57600 --firmware=../serv/sw/zephyr_phil.hex --memsize=32768
...or... the synchronization example
fusesoc run --target=verilator_tb serv --uart_baudrate=57600 --firmware=../serv/sw/zephyr_sync.hex --memsize=16384
Other applications can be tested by compiling and converting to bin and then hex e.g. with makehex.py found in $SERV/serv/riscv-target/serv

4096
sw/zephyr_sync.hex Normal file

File diff suppressed because it is too large Load diff