github-mirrors/serv
1
0
Fork 0
mirror of https://github.com/olofk/serv.git synced 2025-04-22 12:57:09 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Speed up memory accesses

Browse source
This commit is contained in:
Olof Kindgren 2019-08-10 23:27:00 +02:00
parent f754fffdac
commit 892388627c
2 changed files with 5 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

11
rtl/serv_mem_if.v
View file

@ -5,6 +5,7 @@ module serv_mem_if
input wire i_rst,
input wire i_en,
input wire i_init,
input wire i_cnt_done,
input wire i_cmd,
input wire [1:0] i_bytecnt,
input wire [2:0] i_funct3,
@ -12,7 +13,6 @@ module serv_mem_if
output wire o_rd,
input wire [1:0] i_lsb,
output reg o_misalign,
input wire i_trap,
//External interface
output wire [31:0] o_wb_dat,
output wire [3:0] o_wb_sel,
@ -22,7 +22,6 @@ module serv_mem_if
input wire i_wb_ack);
wire wb_en = o_wb_cyc & i_wb_ack;
reg init_r;
reg signbit = 1'b0;
@ -97,15 +96,13 @@ module serv_mem_if
if (dat_valid)
signbit <= dat_cur;
init_r <= i_init;
if (wb_en)
o_wb_cyc <= 1'b0;
else if (init_r & !i_init & !i_trap) begin //Optimize?
o_wb_cyc <= 1'b1;
end
else if (i_init & i_cnt_done & !o_misalign)
o_wb_cyc <= 1'b1;
if (i_rst) begin
o_wb_cyc <= 1'b0;
init_r <= 1'b0;
end
end
endmodule

2
rtl/serv_top.v
View file

@ -321,6 +321,7 @@ module serv_top
.i_rst (i_rst),
.i_en (mem_en),
.i_init (mem_init),
.i_cnt_done (cnt_done),
.i_cmd (mem_cmd),
.i_bytecnt (mem_bytecnt),
.i_funct3 (funct3),
@ -328,7 +329,6 @@ module serv_top
.o_rd (mem_rd),
.i_lsb (lsb),
.o_misalign (mem_misalign),
.i_trap (trap),
//External interface
.o_wb_dat (o_dbus_dat),
.o_wb_sel (o_dbus_sel),