mirror of
https://github.com/olofk/serv.git
synced 2025-04-22 21:07:12 -04:00
Prepare for release
This commit is contained in:
parent
efe8ba832a
commit
cb4276e8b2
5 changed files with 21 additions and 8 deletions
13
NEWS
Normal file
13
NEWS
Normal file
|
@ -0,0 +1,13 @@
|
|||
1.2.0 2022-07-25 Olof Kindgren
|
||||
======================================================
|
||||
|
||||
* New Servant ports: EBAZ4205, Chameleion96, Nexys2, Alinx AX309
|
||||
* Support for M ISA extension
|
||||
* Support for C ISA extension
|
||||
* Fix occasionally wrong sign on immediates
|
||||
* Support for producing GDS with OpenLANE
|
||||
* Fix Model/QuestaSim compatibility
|
||||
* Add ViDBo support
|
||||
* Improved documentation
|
||||
* Less resource usage
|
||||
* Updated RISC-V Compliance support from 1.0 to 2.7.4
|
10
README.md
10
README.md
|
@ -43,7 +43,7 @@ If [Verilator](https://www.veripool.org/wiki/verilator) is installed, we can use
|
|||
|
||||
If everything worked, the output should look like
|
||||
|
||||
INFO: Preparing ::serv:1.1.0
|
||||
INFO: Preparing ::serv:1.2.0
|
||||
INFO: Setting up project
|
||||
|
||||
INFO: Building simulation model
|
||||
|
@ -96,7 +96,7 @@ To run the RISC-V compliance tests, we need to supply the SERV-specific support
|
|||
|
||||
Run the compliance tests
|
||||
|
||||
cd riscv-arch-test && make TARGETDIR=$SERV/riscv-target RISCV_TARGET=serv RISCV_DEVICE=I TARGET_SIM=$WORKSPACE/build/servant_1.1.0/verilator_tb-verilator/Vservant_sim
|
||||
cd riscv-arch-test && make TARGETDIR=$SERV/riscv-target RISCV_TARGET=serv RISCV_DEVICE=I TARGET_SIM=$WORKSPACE/build/servant_1.2.0/verilator_tb-verilator/Vservant_sim
|
||||
|
||||
The above will run all tests in the rv32i test suite. Since SERV also implement the `M`, `C`, `privilege` and `Zifencei` extensions, these can also be tested by choosing any of them instead of `I` as the `RISCV_DEVICE` variable.
|
||||
|
||||
|
@ -150,7 +150,7 @@ serial console will show up.
|
|||
Pin D1 is used for UART output with 115200 baud rate.
|
||||
|
||||
fusesoc run --target=orangecrab_r0.2 servant
|
||||
dfu-util -d 1209:5af0 -D build/servant_1.1.0/orangecrab_r0.2-trellis/servant_1.1.0.bit
|
||||
dfu-util -d 1209:5af0 -D build/servant_1.2.0/orangecrab_r0.2-trellis/servant_1.2.0.bit
|
||||
|
||||
### Arty A7 35T
|
||||
|
||||
|
@ -219,14 +219,14 @@ Pin 61 is used for UART output with 115200 baud rate. This pin is connected to a
|
|||
Pin 95 is used as the GPIO output which is connected to the board's green LED. Due to this board's limited Embedded BRAM, programs with a maximum of 7168 bytes can be loaded. The default program for this board is blinky.hex.
|
||||
|
||||
fusesoc run --target=icestick servant
|
||||
iceprog build/servant_1.1.0/icestick-icestorm/servant_1.1.0.bin
|
||||
iceprog build/servant_1.2.0/icestick-icestorm/servant_1.2.0.bin
|
||||
|
||||
### Nandland Go Board
|
||||
|
||||
Pin 56 is used as the GPIO output which is connected to the board's LED1. Due to this board's limited Embedded BRAM, programs with a maximum of 7168 bytes can be loaded. The default program for this board is blinky.hex.
|
||||
|
||||
fusesoc run --target=go_board servant
|
||||
iceprog build/servant_1.1.0/go_board-icestorm/servant_1.1.0.bin
|
||||
iceprog build/servant_1.2.0/go_board-icestorm/servant_1.2.0.bin
|
||||
|
||||
### Alinx ax309 (Spartan6 LX9)
|
||||
|
||||
|
|
|
@ -1,6 +1,6 @@
|
|||
CAPI=2:
|
||||
|
||||
name : ::serv:1.1.0
|
||||
name : ::serv:1.2.0
|
||||
|
||||
filesets:
|
||||
core:
|
||||
|
|
|
@ -1,6 +1,6 @@
|
|||
CAPI=2:
|
||||
|
||||
name : ::servant:1.1.0
|
||||
name : ::servant:1.2.0
|
||||
|
||||
filesets:
|
||||
service:
|
||||
|
|
|
@ -1,6 +1,6 @@
|
|||
CAPI=2:
|
||||
|
||||
name : ::serving:1.1.0
|
||||
name : ::serving:1.2.0
|
||||
|
||||
filesets:
|
||||
rtl:
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue