Fix CSR width issues in debug module
Some checks failed
Run compliance test suite / RISC-V Compliance Test (push) Has been cancelled
Formal verification / Run RISCV-formal verification suite (push) Has been cancelled
Run linter / Linter (push) Has been cancelled
Build GDS using OpenLANE and sky130 PDK / build-openlane-sky130 (push) Has been cancelled

This commit is contained in:
Olof Kindgren 2024-10-17 14:34:08 +02:00
parent 9bf8672fb2
commit cd60abe837

View file

@ -52,7 +52,7 @@ module serv_debug
input wire i_ibus_ack,
input wire [4:0] i_rd_addr,
input wire i_cnt_en,
input wire i_csr_in,
input wire [B:0] i_csr_in,
input wire i_csr_mstatus_en,
input wire i_csr_mie_en,
input wire i_csr_mcause_en,
@ -149,7 +149,7 @@ module serv_debug
end
if (i_cnt_en)
dbg_csr <= {i_csr_in, dbg_csr[31:1]};
dbg_csr <= {i_csr_in, dbg_csr[31:W]};
if (update_rd)
if (i_csr_mstatus_en)
dbg_mstatus <= dbg_csr;