github-mirrors/vortex
1
0
Fork 0
mirror of https://github.com/vortexgpgpu/vortex.git synced 2025-04-24 05:47:35 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

minor update
Some checks failed
CI / setup (push) Has been cancelled
Details
CI / build (32) (push) Has been cancelled
Details
CI / build (64) (push) Has been cancelled
Details
CI / tests (cache, 32) (push) Has been cancelled
Details
CI / tests (cache, 64) (push) Has been cancelled
Details
CI / tests (config1, 32) (push) Has been cancelled
Details
CI / tests (config1, 64) (push) Has been cancelled
Details
CI / tests (config2, 32) (push) Has been cancelled
Details
CI / tests (config2, 64) (push) Has been cancelled
Details
CI / tests (debug, 32) (push) Has been cancelled
Details
CI / tests (debug, 64) (push) Has been cancelled
Details
CI / tests (opencl, 32) (push) Has been cancelled
Details
CI / tests (opencl, 64) (push) Has been cancelled
Details
CI / tests (regression, 32) (push) Has been cancelled
Details
CI / tests (regression, 64) (push) Has been cancelled
Details
CI / tests (scope, 32) (push) Has been cancelled
Details
CI / tests (scope, 64) (push) Has been cancelled
Details
CI / tests (stress, 32) (push) Has been cancelled
Details
CI / tests (stress, 64) (push) Has been cancelled
Details
CI / tests (synthesis, 32) (push) Has been cancelled
Details
CI / tests (synthesis, 64) (push) Has been cancelled
Details
CI / tests (vector, 32) (push) Has been cancelled
Details
CI / tests (vector, 64) (push) Has been cancelled
Details
CI / tests (vm, 32) (push) Has been cancelled
Details
CI / tests (vm, 64) (push) Has been cancelled
Details
CI / complete (push) Has been cancelled
Details

Browse source
This commit is contained in:
tinebp 2024-12-05 23:35:15 -08:00
parent 115ff2b599
commit aa6a47eb11
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
sim/simx/execute_v.cpp
View file

@ -2438,9 +2438,9 @@ void Emulator::loadVector(const Instr &instr, uint32_t wid, std::vector<reg_data
std::abort();
}
DP(4, "Whole vector register load with nreg: " << nreg);
uint32_t vsew_bits = 1 << (3 + instr.getVsew());
uint32_t stride = 1 << instr.getVsew();
uint32_t vsew_bits = stride * 8;
uint32_t vl = nreg * VLEN / vsew_bits;
WordI stride = instr.getVsew();
vector_op_vix_load(warp.vreg_file, this, rsdata[0][0].i, rdest, vsew_bits, vl, false, stride, 1, 0, vmask);
break;
}