minor udpate
Some checks failed
CI / setup (push) Has been cancelled
CI / build (32) (push) Has been cancelled
CI / build (64) (push) Has been cancelled
CI / tests (cache, 32) (push) Has been cancelled
CI / tests (cache, 64) (push) Has been cancelled
CI / tests (config1, 32) (push) Has been cancelled
CI / tests (config1, 64) (push) Has been cancelled
CI / tests (config2, 32) (push) Has been cancelled
CI / tests (config2, 64) (push) Has been cancelled
CI / tests (debug, 32) (push) Has been cancelled
CI / tests (debug, 64) (push) Has been cancelled
CI / tests (opencl, 32) (push) Has been cancelled
CI / tests (opencl, 64) (push) Has been cancelled
CI / tests (regression, 32) (push) Has been cancelled
CI / tests (regression, 64) (push) Has been cancelled
CI / tests (scope, 32) (push) Has been cancelled
CI / tests (scope, 64) (push) Has been cancelled
CI / tests (stress, 32) (push) Has been cancelled
CI / tests (stress, 64) (push) Has been cancelled
CI / tests (synthesis, 32) (push) Has been cancelled
CI / tests (synthesis, 64) (push) Has been cancelled
CI / tests (vector, 32) (push) Has been cancelled
CI / tests (vector, 64) (push) Has been cancelled
CI / tests (vm, 32) (push) Has been cancelled
CI / tests (vm, 64) (push) Has been cancelled
CI / complete (push) Has been cancelled

This commit is contained in:
tinebp 2025-02-03 22:40:33 -08:00
parent 782d0cd4c4
commit b59b30c75b
2 changed files with 3 additions and 19 deletions

View file

@ -104,9 +104,6 @@ regression()
# test temp driver mode for
./ci/blackbox.sh --driver=simx --app=vecadd --rebuild=3
# test for matmul
CONFIGS="-DTC_NUM=4 -DTC_SIZE=8" ./ci/blackbox.sh --cores=4 --app=matmul --driver=simx --threads=32 --warps=32 --args="-n128 -d1"
echo "regression tests done!"
}

View file

@ -141,22 +141,9 @@ void Emulator::execute(const Instr &instr, uint32_t wid, instr_trace_t *trace) {
std::vector<reg_data_t> rs3_data;
// reading source registers
switch (instr.getNRSrc()) {
case 0:
// no source register
break;
case 3:
read_register(rs3_data, 2, instr, warp);
[[fallthrough]];
case 2:
read_register(rs2_data, 1, instr, warp);
[[fallthrough]];
case 1:
read_register(rs1_data, 0, instr, warp);
break;
default:
std::abort();
}
if (instr.getRSType(0) != RegType::None) read_register(rs1_data, 0, instr, warp);
if (instr.getRSType(1) != RegType::None) read_register(rs2_data, 1, instr, warp);
if (instr.getRSType(2) != RegType::None) read_register(rs3_data, 2, instr, warp);
bool rd_write = false;