github-mirrors/vortex
1
0
Fork 0
mirror of https://github.com/vortexgpgpu/vortex.git synced 2025-04-23 21:39:10 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

minor update

Browse source
This commit is contained in:
Blaise Tine 2024-08-15 21:29:06 -07:00
parent f4983cb380
commit b83190c6e1
3 changed files with 14 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

2
hw/rtl/core/VX_core.sv
View file

@ -210,7 +210,7 @@ module VX_core import VX_gpu_pkg::*; #(
.clk (clk),
.reset (lmem_unit_reset),
`ifdef PERF_ENABLE
.cache_perf (mem_perf_tmp_if.lmem),
.lmem_perf (mem_perf_tmp_if.lmem),
`endif
.lsu_mem_in_if (lsu_mem_if),
.dcache_bus_if (dcache_bus_if)

6
hw/rtl/core/VX_mem_unit.sv
View file

@ -20,7 +20,7 @@ module VX_mem_unit import VX_gpu_pkg::*; #(
input wire reset,
`ifdef PERF_ENABLE
output cache_perf_t cache_perf,
output cache_perf_t lmem_perf,
`endif
VX_lsu_mem_if.slave lsu_mem_in_if [`NUM_LSU_BLOCKS],
@ -106,13 +106,15 @@ module VX_mem_unit import VX_gpu_pkg::*; #(
.clk (clk),
.reset (lmem_reset),
`ifdef PERF_ENABLE
.cache_perf (cache_perf),
.lmem_perf (lmem_perf),
`endif
.mem_bus_if (lmem_bus_if)
);
`else
assign lmem_perf = '0;
for (genvar i = 0; i < `NUM_LSU_BLOCKS; ++i) begin
`ASSIGN_VX_LSU_MEM_IF (lsu_dcache_if[i], lsu_mem_if[i]);
end

18
hw/rtl/mem/VX_local_mem.sv
View file

@ -43,7 +43,7 @@ module VX_local_mem import VX_gpu_pkg::*; #(
// PERF
`ifdef PERF_ENABLE
output cache_perf_t cache_perf,
output cache_perf_t lmem_perf,
`endif
VX_mem_bus_if.slave mem_bus_if [NUM_REQS]
@ -290,14 +290,14 @@ module VX_local_mem import VX_gpu_pkg::*; #(
end
end
assign cache_perf.reads = perf_reads;
assign cache_perf.writes = perf_writes;
assign cache_perf.read_misses = '0;
assign cache_perf.write_misses = '0;
assign cache_perf.bank_stalls = perf_collisions;
assign cache_perf.mshr_stalls = '0;
assign cache_perf.mem_stalls = '0;
assign cache_perf.crsp_stalls = perf_crsp_stalls;
assign lmem_perf.reads = perf_reads;
assign lmem_perf.writes = perf_writes;
assign lmem_perf.read_misses = '0;
assign lmem_perf.write_misses = '0;
assign lmem_perf.bank_stalls = perf_collisions;
assign lmem_perf.mshr_stalls = '0;
assign lmem_perf.mem_stalls = '0;
assign lmem_perf.crsp_stalls = perf_crsp_stalls;
`endif