Qualify scheduler_delay with valid signal

This commit is contained in:
felsabbagh3 2020-05-19 14:59:17 -07:00
parent c209d902a3
commit cad92bbeb1

View file

@ -42,10 +42,11 @@ module VX_scheduler (
wire rename_valid = rs1_rename_qual || rs2_rename_qual || rd_rename_qual;
assign schedule_delay = ((rename_valid) && (| bckE_req_if.valid))
|| (memory_delay && is_mem)
|| (gpr_stage_delay && (is_mem || is_exec))
|| (exec_delay && is_exec);
assign schedule_delay = (|bckE_req_if.valid) &&
((rename_valid ) ||
(memory_delay && is_mem) ||
(gpr_stage_delay && (is_mem || is_exec)) ||
(exec_delay && is_exec));
integer i, w;