github-mirrors/vortex
1
0
Fork 0
mirror of https://github.com/vortexgpgpu/vortex.git synced 2025-04-23 21:39:10 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

minor update

Browse source
This commit is contained in:
Blaise Tine 2024-03-14 21:36:39 -07:00
parent 100eb49201
commit d9426d5789
2 changed files with 7 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

6
ci/regression.sh
View file

@ -219,8 +219,10 @@ config()
AXI_BUS=1 ./ci/blackbox.sh --driver=rtlsim --cores=1 --app=demo
# reduce l1 line size
CONFIGS="-DL1_LINE_SIZE=16" ./ci/blackbox.sh --driver=rtlsim --cores=2 --l2cache --app=io_addr --args="-n1"
CONFIGS="-DL1_LINE_SIZE=4 -DL1_DISABLE -DLMEM_DISABLE" ./ci/blackbox.sh --driver=rtlsim --cores=2 --l2cache --app=io_addr --args="-n1"
CONFIGS="-DL1_LINE_SIZE=4" ./ci/blackbox.sh --driver=rtlsim --app=io_addr
CONFIGS="-DL1_LINE_SIZE=4" ./ci/blackbox.sh --driver=simx --app=io_addr
CONFIGS="-DL1_LINE_SIZE=4 -DLMEM_DISABLE" ./ci/blackbox.sh --driver=rtlsim --app=sgemmx
CONFIGS="-DL1_LINE_SIZE=4 -DLMEM_DISABLE" ./ci/blackbox.sh --driver=simx --app=sgemmx
# test cache banking
CONFIGS="-DLMEM_NUM_BANKS=4 -DDCACHE_NUM_BANKS=1" ./ci/blackbox.sh --driver=rtlsim --app=sgemmx

6
sim/simx/func_unit.cpp
View file

@ -242,7 +242,7 @@ int LsuUnit::send_coalesced_requests(instr_trace_t* trace, int block_idx, int ta
bool is_write = (trace->lsu_type == LsuType::STORE);
auto t0 = trace->pid * NUM_LSU_LANES;
auto addr_mask = ~uint64_t(LSU_LINE_SIZE-1);
uint64_t addr_mask = ~uint64_t(LSU_LINE_SIZE-1);
for (uint32_t c = 0; c < DCACHE_CHANNELS; ++c) {
@ -264,13 +264,13 @@ int LsuUnit::send_coalesced_requests(instr_trace_t* trace, int block_idx, int ta
}
}
uint32_t seed_addr = trace_data->mem_addrs.at(t0 + seed_idx).addr & addr_mask;
uint64_t seed_addr = trace_data->mem_addrs.at(t0 + seed_idx).addr & addr_mask;
auto type = get_addr_type(seed_addr);
// coalesce addresses matching the seed
uint32_t coelescing_size = 0;
for (uint32_t i = seed_idx; i < mask.size(); ++i) {
auto mem_addr = trace_data->mem_addrs.at(t0 + i).addr & addr_mask;
uint64_t mem_addr = trace_data->mem_addrs.at(t0 + i).addr & addr_mask;
if (mem_addr == seed_addr) {
mask.set(i, 0);
++coelescing_size;