vortex

mirror of https://github.com/vortexgpgpu/vortex.git synced 2025-04-22 21:09:15 -04:00

History

tinebp 63b41f21c6 Some checks failed CI / setup (push) Has been cancelled Details CI / build (32) (push) Has been cancelled Details CI / build (64) (push) Has been cancelled Details CI / tests (cache, 32) (push) Has been cancelled Details CI / tests (cache, 64) (push) Has been cancelled Details CI / tests (config1, 32) (push) Has been cancelled Details CI / tests (config1, 64) (push) Has been cancelled Details CI / tests (config2, 32) (push) Has been cancelled Details CI / tests (config2, 64) (push) Has been cancelled Details CI / tests (debug, 32) (push) Has been cancelled Details CI / tests (debug, 64) (push) Has been cancelled Details CI / tests (opencl, 32) (push) Has been cancelled Details CI / tests (opencl, 64) (push) Has been cancelled Details CI / tests (regression, 32) (push) Has been cancelled Details CI / tests (regression, 64) (push) Has been cancelled Details CI / tests (scope, 32) (push) Has been cancelled Details CI / tests (scope, 64) (push) Has been cancelled Details CI / tests (stress, 32) (push) Has been cancelled Details CI / tests (stress, 64) (push) Has been cancelled Details CI / tests (synthesis, 32) (push) Has been cancelled Details CI / tests (synthesis, 64) (push) Has been cancelled Details CI / tests (vector, 32) (push) Has been cancelled Details CI / tests (vector, 64) (push) Has been cancelled Details CI / tests (vm, 32) (push) Has been cancelled Details CI / tests (vm, 64) (push) Has been cancelled Details CI / complete (push) Has been cancelled Details xrt sandbox simulation		2025-02-12 00:24:36 -08:00
..
dut
sandbox
xrt
kill_build.sh
kill_hwserver.sh
kill_sim.sh
README

README

# check installed FPGAs
platforminfo -l

# check FPGA status
xbutil validate --device 0000:09:00.1 --verbose

# generate FPU IPs
vivado -mode batch -source xilinx_ip_gen.tcl -tclargs ip/xilinx_u50_gen3x16_xdma_5_202210_1

# build FPGA
PREFIX=build_base_1c NUM_CORES=1 TARGET=hw_emu PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 make > build_u55c_hw_emu_base_1c.log 2>&1 &
PREFIX=build_base_1c NUM_CORES=1 TARGET=hw PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 make > build_u55c_hw_base_1c.log 2>&1 &

PREFIX=build_base_1c NUM_CORES=1 TARGET=hw_emu PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 make > build_u50_hw_emu_base_1c.log 2>&1 &
PREFIX=build_base_1c NUM_CORES=1 TARGET=hw PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 make > build_u50_hw_base_1c.log 2>&1 &

PREFIX=build_base_2c NUM_CORES=2 TARGET=hw_emu PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 make > build_u50_hw_emu_base_2c.log 2>&1 &
PREFIX=build_base_2c NUM_CORES=2 TARGET=hw PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 make > build_u50_hw_base_2c.log 2>&1 &

PREFIX=build_dbg_1c DEBUG=3 NUM_CORES=1 TARGET=hw_emu PLATFORM=xilinx_u280_gen3x16_xdma_1_202211_1 make > build_u280_hw_emu_dbg_1c.log 2>&1 &
PREFIX=build_dbg_1c DEBUG=3 NUM_CORES=1 TARGET=hw PLATFORM=xilinx_u280_gen3x16_xdma_1_202211_1 make > build_u280_hw_dbg_1c.log 2>&1 &
PREFIX=build_base_1c NUM_CORES=1 TARGET=hw_emu PLATFORM=xilinx_u280_gen3x16_xdma_1_202211_1 make > build_u280_hw_emu_base_1c.log 2>&1 &
PREFIX=build_base_1c NUM_CORES=1 TARGET=hw PLATFORM=xilinx_u280_gen3x16_xdma_1_202211_1 make > build_u280_hw_base_1c.log 2>&1 &

PREFIX=build TARGET=hw_emu PLATFORM=xilinx_vck5000_gen3x16_xdma_1_202120_1 make > build_vck5k_hw_emu.log 2>&1 &
PREFIX=build TARGET=hw_emu PLATFORM=xilinx_vck5000_gen3x16_xdma_1_202120_1 make > build_vck5k_hw.log 2>&1 &

# debug hw_emu using xsim
xsim --gui xilinx_u50_gen3x16_xdma_5_202210_1-0-vortex_afu.wdb &

# h/w debugging using ILA
## (1) check for ILA support
platforminfo --json="hardwarePlatform.extensions.chipscope_debug" xilinx_u50_gen3x16_xdma_5_202210_1
## (2) chedk for XVC full path to get device id
ls /dev/xfpga/xvc_pub*
## (3) start h/w server
debug_hw --xvc_pcie /dev/xfpga/xvc_pub.<deviceid> --hw_server
## (4) start application and pause
## (5) start vivado to connect to h/w server and select ILA probes
debug_hw --vivado --host localhost --ltx_file ./build_xilinx_u50_gen3x16_xdma_5_202210_1_hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/debug_nets.ltx &
## (6) resume application

# supported ILA Makefie targets
TARGET=hw PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 make hw_server
TARGET=hw PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 make chipscope

# analyze build report
vitis_analyzer build_xilinx_u50_gen3x16_xdma_5_202210_1_hw_4c/bin/vortex_afu.xclbin.link_summary

# resuming builds
TARGET=hw PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 VPP_FLAGS="--from_step vpl.synth" make > build.log 2>&1 &
TARGET=hw PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 VPP_FLAGS="--from_step vpl.impl" make > build.log 2>&1 &
TARGET=hw PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 VPP_FLAGS="--from_step vpl.impl.opt_design" make > build.log 2>&1 &
TARGET=hw PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 VPP_FLAGS="--from_step vpl.impl.place_design" make > build.log 2>&1 &
TARGET=hw PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 VPP_FLAGS="--from_step vpl.impl.phys_opt_design" make > build.log 2>&1 &
TARGET=hw PLATFORM=xilinx_u55c_gen3x16_xdma_3_202210_1 VPP_FLAGS="--from_step vpl.impl.route_design" make > build.log 2>&1 &

# running test
FPGA_BIN_DIR=<bin_dir> TARGET=hw_emu ./ci/blackbox.sh --driver=xrt --app=demo
FPGA_BIN_DIR=<bin_dir> TARGET=hw ./ci/blackbox.sh --driver=xrt --app=sgemm --args="-n1024"
FPGA_BIN_DIR=<bin_dir> XRT_DEVICE_INDEX=1 TARGET=hw ./ci/blackbox.sh --driver=xrt --app=sgemm --args="-n1024"

# build report logs
<build_dir>/bin/vortex_afu.xclbin.info
<build_dir>/_x/logs/link/vivado.log # search for keyword "Very high fanout"
<build_dir>/_x/reports/link/link/imp/impl_1_full_util_routed.rpt
<build_dir>/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt # search for keyword "VIOLATED"
<build_dir>/_x/logs/link/syn/ulp_vortex_afu_1_0_synth_1_runme.log