github-mirrors/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-04-19 19:47:06 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Commit graph

  • e123377491
         Merge 509b330391 into 229fecd4a1 holopoggers 2025-04-15 18:06:56 -07:00
  • 509b330391 Bump to Spinal version 1.12.0 Bill Snitzer 2025-04-15 18:02:49 -07:00
  • fc354c03bc
         Merge f11c75cf3b into 229fecd4a1 Elliott.Wen 2025-03-25 13:16:38 +01:00
  • a4aed128b8
         Merge 00ebc985b2 into 229fecd4a1 Leon Schuermann 2025-03-11 07:32:13 +00:00
  • 229fecd4a1
         Merge pull request #444 from jdavidberger/bugfix/tdata2_rw master Dolu1990 2025-02-14 09:46:50 +01:00
  • c559c6d0f9 Make TDATA2 RW. Openocd requires this for hw breakpoints Justin Berger 2025-02-13 22:18:12 -07:00
  • 9b40a05837
         update verilator git Dolu1990 2025-02-06 09:54:56 +01:00
  • 19ea858e84
         Merge pull request #442 from jdavidberger/add_wb_granularity Dolu1990 2025-02-06 09:14:08 +01:00
  • f3409b240f Add address granularity for wishbone Justin Berger 2025-01-31 22:51:43 -07:00
  • 35402a2bde Update README.md Dolu1990 2025-01-24 10:37:49 +01:00
  • c0401a6007
         Update README.md dev Dolu1990 2025-01-24 10:37:49 +01:00
  • 7f2bccbef2
         Merge pull request #434 from goekce/master Dolu1990 2024-11-15 11:47:51 +01:00
  • 41ea95f805 add argument for simulation frequency goekce 2024-11-14 18:12:11 +01:00
  • bd39421664 fix indent goekce 2024-11-13 14:25:54 +01:00
  • 110b2a1e00 make JtagNative signal visible in generated code goekce 2024-11-13 14:22:22 +01:00
  • e0f4bacaf4 add Murax config with native jtag goekce 2024-11-13 11:31:17 +01:00
  • 4cf81af23b
         Merge pull request #433 from 7FM/master Dolu1990 2024-11-11 17:54:46 +01:00
  • 4b3af464dc
         Fix undriven signal 7FM 2024-11-11 15:27:27 +01:00
  • 35cf16ea56
         Merge pull request #432 from goekce/master Dolu1990 2024-10-21 17:25:33 +02:00
  • 67b2e94f82 Verilator requires at least c++14 goekce 2024-10-21 17:14:25 +02:00
  • bd9e062abe Fix #429 sifive toolchain link Dolu1990 2024-09-23 08:44:43 +02:00
  • 83606a9eb0 Fix CsrPlugin FPU access Dolu1990 2024-09-20 15:40:36 +02:00
  • 7fac668e38 Fix CsrPlugin FPU access Dolu1990 2024-09-20 15:40:36 +02:00
  • 8c1e69b872 Fix #430 Dolu1990 2024-09-20 11:40:28 +02:00
  • 9dcf5c38c9 Fix #430 Dolu1990 2024-09-20 11:40:28 +02:00
  • fd2d784298
         Merge pull request #427 from kivikakk/dbus-wishbone-read-size Dolu1990 2024-09-06 11:00:10 +02:00
  • 545b8c3770 DBusSimplePlugin: don't force SEL to 1111 on read. Asherah Connor 2024-09-04 17:40:36 +03:00
  • 0af9894e69
         Merge pull request #425 from dnltz/WIP/dnltz/bump-scala-and-spinalhdl Dolu1990 2024-09-02 08:54:12 +02:00
  • 638cd8878d build.sbt: Bump SpinalHDL and Scala version Daniel Schultz 2024-09-02 07:20:57 +02:00
  • 919f00125d
         Merge pull request #423 from craigjb/riscv-jtag-bscane2 Dolu1990 2024-08-27 09:59:24 +02:00
  • 52a2e889d0 Document using EmbeddedRiscvJtag with BSCANE2 Craig Bishop 2024-08-26 17:43:28 -07:00
  • bd7c4c3281 Add JTAG tunnel without TAP in EmbeddedRiscvJtag Craig Bishop 2024-08-26 17:21:42 -07:00
  • 497aac7991 stoptime is now default true Dolu1990 2024-07-31 09:21:01 +02:00
  • 49b3f9c205 Add EmbeddedRiscvJtag noTap with tunnel support Dolu1990 2024-07-17 16:11:56 +02:00
  • 11ff576a8a
         Merge pull request #417 from bunnie/aes-zkn Dolu1990 2024-07-12 09:09:45 +02:00
  • 840620e0cd cleanup comment bunnie 2024-07-11 19:06:23 +08:00
  • 5e6f0f0a1c add aes-zkn variant of AES plugin bunnie 2024-07-11 19:04:46 +08:00
  • 6d0d1784e8 DebugPlugin now export stopTime Dolu1990 2024-07-08 09:13:14 +02:00
  • 6ff85ab3f0 Merge branch 'areaOpt' into dev Dolu1990 2024-07-04 09:38:25 +02:00
  • a10a3962e7 Briey add privileged debug option Dolu1990 2024-06-24 18:19:14 +02:00
  • 43936c14c4 Fix CsrPlugin debugStateB when no U/S Dolu1990 2024-06-24 18:18:03 +02:00
  • 2073047272
         Merge pull request #413 from mrcmry/fix-case-sensitive-MHz Dolu1990 2024-06-21 11:17:14 +02:00
  • 8968b5a3fa Fix Mhz -> MHz in Dhrystone benchmark report generation Marc Emery 2024-06-17 22:00:19 +02:00
  • 7beb9887a6 Fix Mhz -> MHz in readme and comments Marc Emery 2024-06-17 21:46:29 +02:00
  • 8c191a2824 Fix #412 tightly coupled HAS_SIDE_EFFECT fix Dolu1990 2024-06-17 10:04:12 +02:00
  • ee95e562f1 Fix #412 tightly coupled HAS_SIDE_EFFECT fix Dolu1990 2024-06-17 10:04:12 +02:00
  • 3ee790d25c
         Merge pull request #410 from MrJake222/fix-expose-mask Dolu1990 2024-06-05 15:44:25 +02:00
  • 1175f195df Exposed write mask on default iBus MrJake222 2024-06-04 23:11:10 +02:00
  • 625fc84379 Update sbt version Dolu1990 2024-06-04 19:54:04 +02:00
  • 26e38b3325 Merge branch 'watchpoint' into dev Dolu1990 2024-04-04 10:51:43 +02:00
  • 2cd19c89b1 Revert unwanted push IBusDBusCachedTightlyCoupledRam watchpoint Dolu1990 2024-02-12 12:47:31 +01:00
  • 457ae5c7e5
         Merge pull request #399 from martijnbastiaan/wishbone-err Dolu1990 2024-03-29 12:40:17 +01:00
  • 5f58e0c7c6 Handle ERR in toWishbone Martijn Bastiaan 2024-03-22 21:24:32 +01:00
  • 0e4032c3d7
         Merge pull request #388 from jjjt-git/perf_counters Dolu1990 2024-03-26 12:12:11 +01:00
  • 5148bbac17 fixed broken conditional generation Jacob Tilger 2024-03-22 09:37:54 +01:00
  • 7b520aa685
         fix my bad conflict resolution Dolu1990 2024-03-22 09:13:58 +01:00
  • 02ada2a2c9
         Merge branch 'dev' into perf_counters Dolu1990 2024-03-22 09:01:36 +01:00
  • 7882b0fd01 Revert "removed counter config from demos" Jacob Tilger 2024-03-21 13:19:45 +01:00
  • 6aeb6d4d43
         Merge pull request #397 from cherrypiejam/fix-smp-supervisor Dolu1990 2024-03-10 08:52:52 +01:00
  • 26d6f61d49 Fix SMP compile-time error when disabling supervisor Gongqi Huang 2024-03-09 20:49:37 -05:00
  • e52251d88c main.cpp more wno Dolu1990 2024-03-08 12:50:39 +01:00
  • 25d13df1b4 Fix main.cpp syntax Dolu1990 2024-03-08 12:44:21 +01:00
  • c250114cb8 Fix main.cpp syntax Dolu1990 2024-03-08 12:44:21 +01:00
  • 55d6b2f597
         Merge pull request #394 from PythonLinks/master Dolu1990 2024-03-06 11:31:54 +01:00
  • 7812bc6615 VexRiscvSmpCluster add more debug trigger options Dolu1990 2024-03-05 11:45:53 +01:00
  • 68c0db3d51 Merge remote-tracking branch 'origin/dev' into dev Dolu1990 2024-03-05 11:41:16 +01:00
  • 9834bba515 Merge branch 'watchpoint' into dev Dolu1990 2024-03-05 11:40:53 +01:00
  • 1943b257f2 CsrPlugin now support L1 D$ address trigger via the debugTriggersLsu option Dolu1990 2024-03-05 11:19:34 +01:00
  • 30871d3381
         Improved the paragraph about available configurations. PythonLinks 2024-03-05 09:57:41 +01:00
  • 55566eb56f sync Dolu1990 2024-03-01 13:34:06 +01:00
  • 495b6d936d better documentation Jacob Tilger 2024-02-29 15:40:03 +01:00
  • ff2f9ef0c6 fixed cross-phase issue Jacob Tilger 2024-02-29 14:36:55 +01:00
  • a947210d31 watchpoint improved Dolu1990 2024-02-28 12:29:43 +01:00
  • 8b41101a09 v1 Dolu1990 2024-02-27 14:51:11 +01:00
  • 3799ebfc67 litex add missing u in misa Dolu1990 2024-02-14 11:18:15 +01:00
  • 3c191b19f4 litex smp add resetVector argument Dolu1990 2024-02-13 11:20:25 +01:00
  • 0465422795 Litex smp add jtagTap option Dolu1990 2024-02-13 10:25:54 +01:00
  • 7d980337e5 Bring VexRiscvLitexSmpClusterOpenSbi sim back to a functional state Dolu1990 2024-02-12 16:45:30 +01:00
  • e77938abf3 Add missing scala test Dolu1990 2024-02-12 16:44:50 +01:00
  • 8c87e5f353 Scala 2.12 as default Dolu1990 2024-02-12 13:21:48 +01:00
  • 2d501fb136 Revert unwanted push IBusDBusCachedTightlyCoupledRam Dolu1990 2024-02-12 12:47:31 +01:00
  • 9a8cdde9aa fixed NullPointerException on utimeAccess NONE Jacob Tilger 2024-02-06 17:04:57 +01:00
  • aef4b4ab7e fixed demo configs Jacob Tilger 2024-02-05 14:04:20 +01:00
  • ca82922d67 added tags to regs to avoid warning when no counters will be generated Jacob Tilger 2024-02-05 13:56:36 +01:00
  • 659a8b1dbc readded legacy counters/timers Jacob Tilger 2024-02-05 13:48:09 +01:00
  • fe5e6dd95b SpinalHDL 1.10.1 Dolu1990 2024-02-01 10:34:37 +01:00
  • c06d7f5cb4 renamed utime to time & doc Jacob Tilger 2024-01-31 17:12:42 +01:00
  • 6d3c518923 added Counter to full config Jacob Tilger 2024-01-31 16:53:25 +01:00
  • d50a1bc327 final touches Jacob Tilger 2024-01-31 16:53:05 +01:00
  • 6f578430ab added custom counters Jacob Tilger 2024-01-31 16:26:44 +01:00
  • cff3bc39ea moved timer to CounterPlugin Jacob Tilger 2024-01-31 15:35:56 +01:00
  • 5dd6ff2ea1 exposes privilege information Jacob Tilger 2024-01-31 15:30:50 +01:00
  • d9d841d748 exposed debug-state to other plugins Jacob Tilger 2024-01-31 13:02:39 +01:00
  • 20f638ea16 removed counter config from demos Jacob Tilger 2024-01-31 12:03:25 +01:00
  • 248ad248f4 extracted existing counters to new plugin Jacob Tilger 2024-01-31 11:56:07 +01:00
  • 7723afc083 VexRiscvBmbGenerator now export IBusDBusCachedTightlyCoupledRam Dolu1990 2024-01-31 11:47:58 +01:00
  • 7a62d60ac2 added counter csr-addresses to constants Jacob Tilger 2024-01-30 20:58:34 +01:00
  • 0effdecbe6 SpinalHDL 1.10.0 Dolu1990 2024-01-04 10:11:22 +01:00
  • 35e5f4cad8
         Merge pull request #386 from davine47/add-mill Dolu1990 2023-12-21 20:13:41 +01:00
  • 62577a7a11 Add mill to compile and test VexRiscv Jack Davine 2023-12-22 00:36:26 +08:00