github-mirrors/VexRiscvBPluginGenerator
1
0
Fork 0
mirror of https://github.com/rdolbeau/VexRiscvBPluginGenerator.git synced 2025-04-18 18:44:42 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Zp64 not Zpn

Browse source
This commit is contained in:
Romain Dolbeau 2021-02-13 06:33:44 -05:00
parent 2107c462bf
commit ff1b051f56
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
data_Zp64.txt
View file

@ -2,10 +2,10 @@
// low-order bit of Rd (7) is 0 to ensure even-numbered Rd // low-order bit of Rd (7) is 0 to ensure even-numbered Rd
// bit 25 is used for crossing so - // bit 25 is used for crossing so -
I SMULx8 SMULx8 101010-----------000----01110111 pdpismul8 Zpn I SMULx8 SMULx8 101010-----------000----01110111 pdpismul8 Zp64
I UMULx8 UMULx8 101110-----------000----01110111 pdpiumul8 Zpn I UMULx8 UMULx8 101110-----------000----01110111 pdpiumul8 Zp64
I SMULx16 SMULx16 101000-----------000----01110111 pdpismul16 Zpn I SMULx16 SMULx16 101000-----------000----01110111 pdpismul16 Zp64
I UMULx16 UMULx16 101100-----------000----01110111 pdpiumul16 Zpn I UMULx16 UMULx16 101100-----------000----01110111 pdpiumul16 Zp64
// binary // binary
S SMULx8 "fun_smulx8(input(SRC1), input(SRC2), input(INSTRUCTION)(25).asUInt)" S SMULx8 "fun_smulx8(input(SRC1), input(SRC2), input(INSTRUCTION)(25).asUInt)"