github-mirrors/cva5
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva5.git synced 2025-04-20 03:57:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

script parsing fixes

Browse source
This commit is contained in:
Eric Matthews 2020-06-07 14:13:23 -07:00
parent a287a3bb08
commit 2bd7754acd
2 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
test_benches/verilator/AXI_DDR_simulation/axi_ddr_sim.cc
View file

@ -46,7 +46,7 @@ axi_ddr_sim<TB>::axi_ddr_sim(string filepath, uint32_t starting_memory_location,
write_distribution = uniform_int_distribution<int>(MIN_DELAY_WR,MAX_DELAY_WR);
this->tb = tb;
init_signals();
printf("Done AXI Initialization: %d Pages intialized\n", page_index);
//printf("Done AXI Initialization. %d Pages intialized\n", page_index);
fflush(stdout);
}
@ -80,7 +80,7 @@ axi_ddr_sim<TB>::axi_ddr_sim(ifstream & input_memory_file, TB * tb){
write_distribution = uniform_int_distribution<int>(MIN_DELAY_WR,MAX_DELAY_WR);
this->tb = tb;
init_signals();
printf("Done AXI Initialization: Started from %u\n", starting_location);
//printf("Done AXI Initialization. Started from: %u\n", starting_location);
fflush(stdout);
}

4
test_benches/verilator/taiga_local_mem.cc
View file

@ -69,7 +69,7 @@ int main(int argc, char **argv) {
#endif
taigaTracer->reset();
cout << "--------------------------------------------------------------\n";
cout << " Starting Simulation, logging to: " << argv[1] << "\n";
cout << " Starting Simulation, logging to " << argv[1] << "\n";
cout << "--------------------------------------------------------------\n";
cout << flush;
@ -86,7 +86,7 @@ int main(int argc, char **argv) {
}
cout << "--------------------------------------------------------------\n";
cout << " Simulation Completed: " << taigaTracer->get_cycle_count() << " cycles.\n";
cout << " Simulation Completed " << taigaTracer->get_cycle_count() << " cycles.\n";
taigaTracer->print_stats();
logFile.close();