github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-23 13:47:13 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 7

multiplier.sv: improve code coverage

Browse source 
in mult.sv, mul_valid_op (becoming mult_valid_i in multiplier.sv) is
already computed with
&& (operation_i inside {MUL, MULH, MULHU, MULHSU, MULW, CLMUL, CLMULH, CLMULR})

Therefore, this operation is useless in multiplier.sv
This commit is contained in:
André Sintzoff 2025-03-21 14:02:37 +01:00
parent 37424d0adb
commit 20bd972e1d
1 changed files with 1 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

5
core/multiplier.sv
View file

@ -83,14 +83,11 @@ module multiplier
// control registers
logic sign_a, sign_b;
logic mult_valid;
// control signals
assign mult_valid_o = mult_valid_q;
assign mult_trans_id_o = trans_id_q;
assign mult_valid = mult_valid_i && (operation_i inside {MUL, MULH, MULHU, MULHSU, MULW, CLMUL, CLMULH, CLMULR});
// Sign Select MUX
always_comb begin
sign_a = 1'b0;
@ -158,7 +155,7 @@ module multiplier
// Input silencing
trans_id_q <= trans_id_i;
// Output Register
mult_valid_q <= mult_valid;
mult_valid_q <= mult_valid_i;
operator_q <= operator_d;
mult_result_q <= mult_result_d;
end