github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-06-28 09:16:22 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Fixed wrong axi signal (#2614)
Some checks are pending
bender-up-to-date / bender-up-to-date (push) Waiting to run
Details
ci / build-riscv-tests (push) Waiting to run
Details
ci / execute-riscv64-tests (push) Blocked by required conditions
Details
ci / execute-riscv32-tests (push) Blocked by required conditions
Details

Browse source
This commit is contained in:
BRH 2024-11-20 10:45:21 +01:00 • committed by GitHub
parent e7f27c1300
commit 2f81dba77f
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/01_cva6_user/AXI_Interface.rst
View file

@ -95,7 +95,7 @@ Table 2.1 shows the global AXI memory interface signals.
- Clock source - Clock source
- | Global clock signal. Synchronous signals are sampled on the - | Global clock signal. Synchronous signals are sampled on the
| rising edge of the global clock. | rising edge of the global clock.
* - **WDATA** * - **ARESETn**
- Reset source - Reset source
- | Global reset signal. This signal is active-LOW. - | Global reset signal. This signal is active-LOW.