github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-06-27 17:00:57 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

docs: link to CV32A60X design documentation (#2931)
Some checks failed
bender-up-to-date / bender-up-to-date (push) Has been cancelled
Details
ci / build-riscv-tests (push) Has been cancelled
Details
ci / execute-riscv64-tests (push) Has been cancelled
Details
ci / execute-riscv32-tests (push) Has been cancelled
Details

Browse source
This commit is contained in:
André Sintzoff 2025-04-15 11:36:38 +02:00 • committed by GitHub
parent 8bcb14a2df
commit 30811d1e7e
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 4 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

5
docs/07_cv32a60x/index.rst
View file

@ -8,8 +8,11 @@ CV32A60X documentation
riscv/unpriv.rst
riscv/priv.rst
Below are links to RISC-V ISA documents tailored for OpenHW Group CV32A60X.
Below are links to RISC-V ISA documents tailored for OpenHW Group CV32A60X
and to design documentation.
Only those CSRs and Instruction Sets that are supported by the CV32A60X are documented here.
| `Unprivileged RISC-V ISA <https://cva6-cv32a60x.readthedocs.io/en/latest/07_cv32a60x/riscv/unpriv.html>`_
| `Privileged RISC-V ISA <https://cva6-cv32a60x.readthedocs.io/en/latest/07_cv32a60x/riscv/priv.html>`_
| `Design Documentation for CV32A60X architecture <https://cva6-cv32a60x.readthedocs.io/en/latest/07_cv32a60x/design/design-cv32a60x.html>`_