github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-23 05:37:16 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 3

📝 Update header files

Browse source
This commit is contained in:
Florian Zaruba 2017-06-18 21:54:35 +02:00
parent 1701a8a784
commit 975ef03f81
4 changed files with 20 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/mmu.sv
View file

@ -1,8 +1,8 @@
// Author: Florian Zaruba, ETH Zurich / David Schaffenrath, TU Graz
// Author: Florian Zaruba, ETH Zurich
// Date: 19/04/2017
// Description: Memory Management Unit for Ariane, contains TLB and
// address translation unit. SV39 as defined in RISC-V
// privilege specification 1.9
// privilege specification 1.11-WIP
//
// Copyright (C) 2017 ETH Zurich, University of Bologna
// All rights reserved.

6
src/ptw.sv
View file

@ -1,8 +1,8 @@
// Author: David Schaffenrath, TU Graz - Florian Zaruba, ETH Zurich
// Author: Florian Zaruba, ETH Zurich
// Author: David Schaffenrath, TU Graz
// Date: 24.4.2017
// Description: Hardware-PTW
//
//
// Copyright (C) 2017 ETH Zurich, University of Bologna
// All rights reserved.
//
@ -310,7 +310,7 @@ module ptw #(
// -------
// should we have flushed before we got an rvalid, wait for it until going back to IDLE
if (flush_i) begin
// check if we are walking a store, if not than go back to IDLE because
// check if we are walking a store, if not then go back to IDLE because
// all other operations are speculative
if ((CS == WAIT_GRANT) && data_gnt_i)
NS = WAIT_RVALID;

5
src/tlb.sv
View file

@ -1,4 +1,5 @@
// Author: David Schaffenrath, TU Graz - Florian Zaruba, ETH Zurich
// Author: David Schaffenrath, TU Graz
// Author: Florian Zaruba, ETH Zurich
// Date: 21.4.2017
// Description: Transaction Lookaside Buffer, SV39
// fully set-associative
@ -21,7 +22,7 @@ import ariane_pkg::*;
module tlb #(
parameter int unsigned TLB_ENTRIES = 4,
parameter int unsigned ASID_WIDTH = 1
parameter int unsigned ASID_WIDTH = 1
)
(
input logic clk_i, // Clock

12
tb/core_tb.sv
View file

@ -5,6 +5,18 @@
//
// Copyright (C) 2017 ETH Zurich, University of Bologna
// All rights reserved.
//
// This code is under development and not yet released to the public.
// Until it is released, the code is under the copyright of ETH Zurich and
// the University of Bologna, and may contain confidential and/or unpublished
// work. Any reuse/redistribution is strictly forbidden without written
// permission from ETH Zurich.
//
// Bug fixes and contributions will eventually be released under the
// SolderPad open hardware license in the context of the PULP platform
// (http://www.pulp-platform.org), under the copyright of ETH Zurich and the
// University of Bologna.
//
import ariane_pkg::*;