Florian Zaruba
|
ddd68fd39a
|
Merge remote-tracking branch 'origin/riscv-compliant-debug' into fpnew
|
2018-07-31 21:28:38 -07:00 |
|
Florian Zaruba
|
1db6d9158a
|
♻️ Move dcsr_t definition to riscv pkg
|
2018-08-01 03:29:45 +02:00 |
|
Florian Zaruba
|
ba32f7c926
|
🚧 Re-name debug module files
|
2018-07-02 16:05:48 -07:00 |
|
Florian Zaruba
|
8199995c20
|
🎨 Update CHANGELOG and CONTRIBUTING
|
2018-06-30 14:19:23 -07:00 |
|
Florian Zaruba
|
5c7666f402
|
Pump submodules, cherry-pick TLB clean-up
|
2018-04-18 15:11:14 +02:00 |
|
Florian Zaruba
|
4d1a480872
|
♻️ Move flush logic to end of divider FSM
|
2018-04-12 17:40:44 +02:00 |
|
Florian Zaruba
|
62fc4bd816
|
Pump submodules, cherry-pick TLB clean-up
|
2018-04-09 15:11:15 +02:00 |
|
Florian Zaruba
|
996b5a30eb
|
Update headers and style guide
|
2018-01-18 17:45:00 +01:00 |
|
Florian Zaruba
|
d69eddb2d5
|
WIP: Re-work instruction interface
|
2017-08-04 10:54:01 +02:00 |
|
Florian Zaruba
|
d119bcaae2
|
📝 Add some clarifications on the coding style
|
2017-07-05 15:11:18 +02:00 |
|
Florian Zaruba
|
9ea677b843
|
Fix issue #8
|
2017-05-05 11:06:37 +02:00 |
|
Florian Zaruba
|
1d6d9c8d60
|
👾 Fixing latches and wrong output assignment
|
2017-04-22 12:51:23 +02:00 |
|
Florian Zaruba
|
bc8cb7c2fe
|
✂️ Moved memory management to LSU
|
2017-04-21 14:06:38 +02:00 |
|
Florian Zaruba
|
88d32ea53a
|
📝 Added contribution guide
|
2017-04-20 23:06:47 +02:00 |
|