mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-04-20 04:07:36 -04:00
c2794df8e6
This MR implements the non-RTL part of CVA6 project changes needed for #2734: * changes to scripts * changes to configuration files * turn off Zifencei support in RTL configuration.
99 lines
2.5 KiB
Bash
99 lines
2.5 KiB
Bash
# Copyright 2022 Thales DIS design services SAS
|
|
#
|
|
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
|
|
# You may obtain a copy of the License at https://solderpad.org/licenses/
|
|
#
|
|
# Original Author: Zbigniew CHAMSKI (zbigniew.chamski@thalesgroup.fr)
|
|
|
|
noprint=""
|
|
if [ "$1" == "--no-print" ]; then
|
|
noprint="-DHAS_PRINTF=0"
|
|
fi
|
|
|
|
# where are the tools
|
|
if ! [ -n "$RISCV" ]; then
|
|
echo "Error: RISCV variable undefined"
|
|
return
|
|
fi
|
|
|
|
if ! [ -n "$DV_SIMULATORS" ]; then
|
|
DV_SIMULATORS=vcs-uvm
|
|
fi
|
|
|
|
# install the required tools
|
|
if [[ "$DV_SIMULATORS" == *"veri-testharness"* ]]; then
|
|
source ./verif/regress/install-verilator.sh
|
|
fi
|
|
source ./verif/regress/install-spike.sh
|
|
|
|
source ./verif/sim/setup-env.sh
|
|
|
|
if ! [ -n "$DV_HWCONFIG_OPTS" ]; then
|
|
DV_HWCONFIG_OPTS="cv32a65x"
|
|
fi
|
|
|
|
if ! [ -n "$UVM_VERBOSITY" ]; then
|
|
export UVM_VERBOSITY=UVM_NONE
|
|
fi
|
|
|
|
export DV_OPTS="$DV_OPTS --issrun_opts=+tb_performance_mode+debug_disable=1+UVM_VERBOSITY=$UVM_VERBOSITY"
|
|
|
|
make clean
|
|
make -C verif/sim clean_all
|
|
|
|
cd verif/sim/
|
|
|
|
src0=../tests/custom/coremark/coremark_main.c
|
|
srcA=(
|
|
../tests/custom/coremark/uart.c
|
|
../tests/custom/coremark/core_list_join.c
|
|
../tests/custom/coremark/core_matrix.c
|
|
../tests/custom/coremark/core_portme.c
|
|
../tests/custom/coremark/core_state.c
|
|
../tests/custom/coremark/core_util.c
|
|
../tests/custom/common/syscalls.c
|
|
../tests/custom/common/crt.S
|
|
)
|
|
|
|
cflags_opt=(
|
|
-O3 -g
|
|
-fno-tree-loop-distribute-patterns
|
|
-static
|
|
-mcmodel=medany
|
|
-fvisibility=hidden
|
|
-nostdlib
|
|
-nostartfiles
|
|
-lgcc
|
|
$noprint
|
|
-funroll-all-loops
|
|
-ffunction-sections -fdata-sections
|
|
-Wl,-gc-sections
|
|
-falign-jumps=4 -falign-functions=16
|
|
)
|
|
|
|
cflags=(
|
|
"${cflags_opt[@]}"
|
|
"-DCOMPILER_FLAGS='\"${cflags_opt[*]}\"'"
|
|
-DITERATIONS=4
|
|
-DPERFORMANCE_RUN
|
|
-DSKIP_TIME_CHECK
|
|
-I../tests/custom/env
|
|
-I../tests/custom/common
|
|
-DNOPRINT
|
|
)
|
|
|
|
isa="rv32imc_zba_zbb_zbc_zbs"
|
|
|
|
python3 cva6.py \
|
|
--target hwconfig \
|
|
--hwconfig_opts="$DV_HWCONFIG_OPTS" \
|
|
--iss="$DV_SIMULATORS" \
|
|
--iss_yaml=cva6.yaml \
|
|
--c_tests "$src0" \
|
|
--sv_seed 1 \
|
|
--gcc_opts "${srcA[*]} ${cflags[*]}" \
|
|
--iss_timeout=3000 \
|
|
$DV_OPTS \
|
|
--linker ../../config/gen_from_riscv_config/cv32a65x/linker/link.ld
|