github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-04-23 05:27:30 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Update core_id and cluster_id widths everywhere

Browse source
This commit is contained in:
Andreas Traber 2016-04-21 18:32:35 +02:00
parent 52a6c2002e
commit 101ef713f1
2 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
riscv_simchecker.sv
View file

@ -42,8 +42,8 @@ module riscv_simchecker
input logic fetch_enable,
input logic [31:0] boot_addr,
input logic [4:0] core_id,
input logic [4:0] cluster_id,
input logic [3:0] core_id,
input logic [5:0] cluster_id,
input logic [15:0] instr_compressed,
input logic if_valid,

4
riscv_tracer.sv
View file

@ -31,8 +31,8 @@ module riscv_tracer
input logic rst_n,
input logic fetch_enable,
input logic [4:0] core_id,
input logic [4:0] cluster_id,
input logic [3:0] core_id,
input logic [5:0] cluster_id,
input logic [31:0] pc,
input logic [31:0] instr,