mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-22 04:57:25 -04:00
[funct_cov] Update Makefile options for coverage (#455)
This commit is contained in:
parent
23589f5a91
commit
2a3c6c6430
3 changed files with 19 additions and 2 deletions
|
@ -146,7 +146,7 @@ fcov:
|
|||
--core ibex \
|
||||
--dir ${OUT}/rtl_sim \
|
||||
-o ${OUT}/fcov \
|
||||
${RISCV_DV_OPTS} \
|
||||
--custom_target ${DV_DIR}/riscv_dv_extension \
|
||||
|
||||
# Load verdi to review coverage
|
||||
cov:
|
||||
|
|
18
dv/uvm/riscv_dv_extension/cov_testlist.yaml
Normal file
18
dv/uvm/riscv_dv_extension/cov_testlist.yaml
Normal file
|
@ -0,0 +1,18 @@
|
|||
- test: riscv_instr_cov_debug_test
|
||||
description: >
|
||||
Functional coverage debug test, this is not a functional test to the core.
|
||||
iterations: 1
|
||||
gen_test: riscv_instr_cov_debug_test
|
||||
no_iss: 1
|
||||
no_gcc: 1
|
||||
no_post_compare: 1
|
||||
|
||||
- test: riscv_instr_cov_test
|
||||
description: >
|
||||
Parse the instruction information from the CSV trace log, sample functional
|
||||
coverage from the instruction trace.
|
||||
iterations: 1
|
||||
gen_test: riscv_instr_cov_test
|
||||
no_iss: 1
|
||||
no_gcc: 1
|
||||
no_post_compare: 1
|
|
@ -64,7 +64,6 @@ def process_ibex_sim_log(ibex_log, csv, full_trace = 1):
|
|||
|
||||
# Extract all missing operand values
|
||||
if full_trace:
|
||||
logging.info("full trace enabled")
|
||||
o = re.search(r"(?P<instr_name>[a-z.]*)\s+(?P<operands>.*)", rv_instr_trace.instr_str)
|
||||
if o:
|
||||
operands = o.group("operands").split(",")
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue