github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-04-23 13:37:20 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

[examples/fpga] Use 64 kB memory by default

Browse source 
The 256 kB is too large for the Arty-A7 with the A7-35T. Only use it
for the FPGA power analysis configuration.
This commit is contained in:
Greg Chadwick 2021-09-10 15:32:11 +01:00 • committed by Greg Chadwick
parent dcdd982686
commit 2ec8d7433e
1 changed files with 7 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

11
examples/fpga/artya7/rtl/top_artya7.sv
View file

@ -8,10 +8,13 @@ module top_artya7 (
output [3:0] LED
);
parameter int MEM_SIZE = 256 * 1024; // 256 kB
parameter logic [31:0] MEM_START = 32'h00000000;
parameter logic [31:0] MEM_MASK = MEM_SIZE-1;
parameter SRAMInitFile = "";
parameter int FPGAPowerAnalysis = 0;
// Choose 64kb memory for normal builds and 256kb for FPGAPowerAnalysis builds. The latter will
// not fit in the Arty A7-35 Board FPGA.
parameter int MEM_SIZE = FPGAPowerAnalysis == 0 ? 64 * 1024 : 256 * 1024;
parameter logic [31:0] MEM_START = 32'h00000000;
parameter logic [31:0] MEM_MASK = MEM_SIZE-1;
parameter SRAMInitFile = "";
logic clk_sys, rst_sys_n;