github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-04-22 21:17:59 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

fix debug_seq runtime options, update trace processing script (#158)

Browse source
This commit is contained in:
taoliug 2019-07-15 13:25:15 -07:00 • committed by GitHub
parent a775abd967
commit 4eaa57041d
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 2 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
dv/uvm/env/core_ibex_env_cfg.sv vendored
View file

@ -15,7 +15,7 @@ class core_ibex_env_cfg extends uvm_object;
function new(string name = "");
super.new(name);
void'($value$plusargs("enable_irq_seq=%0d", enable_irq_seq));
void'($value$plusargs("enable_deug_seq=%0d", enable_debug_seq));
void'($value$plusargs("enable_debug_seq=%0d", enable_debug_seq));
endfunction
endclass

3
dv/uvm/riscv_dv_extension/ibex_log_to_trace_csv.py
View file

@ -30,7 +30,7 @@ def process_ibex_sim_log(ibex_log, csv):
# Extract instruction infromation
m = re.search(r"^\s*(?P<time>\d+)\s+(?P<cycle>\d+) " \
"(?P<pc>[0-9a-f]+) (?P<bin>[0-9a-f]+) (?P<instr>.*)" \
"x(?P<rd>\d+)=(?P<val>[0-9a-f]+)", line)
"x(?P<rd>\d+)=0x(?P<val>[0-9a-f]+)", line)
if m:
# Write the extracted instruction to a csvcol buffer file
rv_instr_trace = RiscvInstructiontTraceEntry()
@ -40,7 +40,6 @@ def process_ibex_sim_log(ibex_log, csv):
rv_instr_trace.binary = m.group("bin")
rv_instr_trace.instr_str = m.group("instr")
trace_csv.write_trace_entry(rv_instr_trace)
#print("Processed instruction[%d] : %0s" % (instr_cnt, m.group("instr")))
instr_cnt += 1
print("Processed instruction count : %d" % instr_cnt)