github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-06-28 17:43:26 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

fix waiver and .sv file for verilator (#123)

Browse source
This commit is contained in:
Davide Schiavone 2023-06-03 08:47:26 +02:00 • committed by GitHub
parent 06c4a0c0e6
commit b8c94a3e84
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 9 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

2
lint/verilator_waiver.vlt
View file

@ -72,3 +72,5 @@ lint_off -rule UNUSED -file "*/rtl/cve2_top_tracing.sv" -match "*RndCnstLfsrSeed
lint_off -rule UNUSED -file "*/rtl/cve2_top_tracing.sv" -match "*RndCnstLfsrPerm*" lint_off -rule UNUSED -file "*/rtl/cve2_top_tracing.sv" -match "*RndCnstLfsrPerm*"
lint_off -rule DECLFILENAME -file "*/bhv/cve2_sim_clock_gate.sv" -match "Filename 'cve2_sim_clock_gate' does not match MODULE name: 'cve2_clock_gate'" lint_off -rule DECLFILENAME -file "*/bhv/cve2_sim_clock_gate.sv" -match "Filename 'cve2_sim_clock_gate' does not match MODULE name: 'cve2_clock_gate'"
lint_off -rule UNOPTFLAT -file "*/rtl/cve2_core.sv" -match "Signal unoptimizable: Feedback to clock or circular logic: 'cve2_top.u_cve2_core.irqs'" lint_off -rule UNOPTFLAT -file "*/rtl/cve2_core.sv" -match "Signal unoptimizable: Feedback to clock or circular logic: 'cve2_top.u_cve2_core.irqs'"
lint_off -rule UNUSED -file "*/rtl/cve2_wb.sv" -match "Signal is not used: 'clk_i'*"
lint_off -rule UNUSED -file "*/rtl/cve2_wb.sv" -match "Signal is not used: 'rst_ni'*"

2
rtl/cve2_core.sv
View file

@ -962,7 +962,6 @@ module cve2_core import cve2_pkg::*; #(
assign rvfi_id_done = instr_id_done | (id_stage_i.controller_i.rvfi_flush_next & assign rvfi_id_done = instr_id_done | (id_stage_i.controller_i.rvfi_flush_next &
id_stage_i.controller_i.id_exception_o); id_stage_i.controller_i.id_exception_o);
begin : gen_rvfi_no_wb_stage
// Without writeback stage first RVFI stage is output stage so simply valid the cycle after // Without writeback stage first RVFI stage is output stage so simply valid the cycle after
// instruction leaves ID/EX (and so has retired) // instruction leaves ID/EX (and so has retired)
assign rvfi_stage_valid_d[0] = rvfi_id_done; assign rvfi_stage_valid_d[0] = rvfi_id_done;
@ -970,7 +969,6 @@ module cve2_core import cve2_pkg::*; #(
// setup register write signals // setup register write signals
assign rvfi_instr_new_wb = instr_new_id; assign rvfi_instr_new_wb = instr_new_id;
assign rvfi_trap_id = id_stage_i.controller_i.exc_req_d | id_stage_i.controller_i.exc_req_lsu; assign rvfi_trap_id = id_stage_i.controller_i.exc_req_d | id_stage_i.controller_i.exc_req_lsu;
end
assign rvfi_stage_order_d = rvfi_stage_order[0] + 64'd1; assign rvfi_stage_order_d = rvfi_stage_order[0] + 64'd1;