github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-04-24 05:57:28 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Merge cf47f88e9e into 44393eb863

Browse source
This commit is contained in:
szbieg 2025-03-27 12:01:05 +00:00 • committed by GitHub
commit d7cea56723
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
doc/02_user/integration.rst
View file

@ -127,7 +127,7 @@ Interfaces
| | | | from :ref:`csr-mhartid` CSR |
+----------------------------+-------------------------+-----+----------------------------------------+
| ``boot_addr_i`` | 32 | in | First program counter after reset |
| | | | = ``boot_addr_i`` + 0x80, |
| | | | = ``boot_addr_i``, |
| | | | see :ref:`exceptions-interrupts` |
+----------------------------+-------------------------+-----+----------------------------------------+
| ``instr_*`` | Instruction fetch interface, see :ref:`instruction-fetch` |

2
doc/03_reference/exception_interrupts.rst
View file

@ -14,7 +14,7 @@ The base address of the vector table is initialized to the boot address (must be
The base address can be changed after bootup by writing to the ``mtvec`` CSR.
For more information, see the :ref:`cs-registers` documentation.
The core starts fetching at the address made by concatenating the most significant 3 bytes of the boot address and the reset value (0x80) as the least significant byte.
The core starts fetching at the address made by the most significant 3 bytes of the boot address.
It is assumed that the boot address is supplied via a register to avoid long paths to the instruction fetch unit.
Privilege Modes